




Formal methods for safe PLC programming

Jessica RAVAKAMBINTSOA

March 2025

I. Context



II. Proposals

Transform PLC programs into mathematical models required for verification

Automatic translation

Support for several formal verification approaches (ex : MC, AI*)

Specify a methodological approach

Identify value-added verification needs for PLC programmers

Selection of appropriate verification tools and techniques

Help PLC programmers to improve the quality of PLC programs

III. Steps




PLC program



GLIPS

PLC program in GLIPS AST*

Automatic



Control flow graph (CFG)

Pillar

Automatic

Procedures symbolic model checking

$$\begin{aligned}
 & \varphi(X) = \varphi_0; \\
 & [\Delta_{k,1} \wedge \varphi(X)] = \Delta_{k,2} \wedge c; \\
 & [r_{1,2} \wedge \varphi(X)] = r_{1,2} \wedge c; \\
 & [\neg \varphi(X)] = \neg \varphi_0(X); \\
 & \{ \varphi_1 \vee \varphi_2 \} X = \varphi_1(X) \vee \varphi_2(X); \\
 & \{ [r_{1,1} = \Delta_{k,1}] \varphi_1(X) \} [r_{1,2} = \Delta_{k,1}] X = \varphi(X); \\
 & \{ [EFP], \varphi_0(X) \} = \text{compute_EFP}(EFP), \varphi_0(X); \\
 & \{ [APF], \varphi_0(X) \} = \text{compute_APF}(APF), \varphi_0(X); \\
 & \text{end.}
 \end{aligned}$$

$VCDL \vee \neg VCDL$ CTL*

| | | |
|-------------|-------------------|-------------------|
| LTL | $\forall \varphi$ | CTL |
| CTL | $\forall \varphi$ | $\forall \varphi$ |
| $\neg VCDL$ | $\forall \varphi$ | $\forall \varphi$ |

Verification toolbox

(*AST : Abstract Syntax Tree
GLIPS : Schneider Electric Tool)

Thank you for your attention !



Life Is On

Schneider
Electric

INSA | INSTITUT NATIONAL
DES SCIENCES
APPLIQUÉES
LYON